
102
XMEGA A [MANUAL]
8077I–AVR–11/2012
8.6
Register Description – Sleep
8.6.1
CTRL – Control register
Bit 7:4 – Reserved
These bits are unused and reserved for future use. For compatibility with future devices, always write these bits to zero
when this register is written.
Bit 3:1 – SMODE[2:0]: Sleep Mode Selection
These bits select sleep modes according to
Table 8-2.
Table 8-2.
Sleep mode.
Bit 0 – SEN: Sleep Enable
This bit must be set to make the MCU enter the selected sleep mode when the SLEEP instruction is executed. To avoid
unintentional entering of sleep modes, it is recommended to write SEN just before executing the SLEEP instruction and
clear it immediately after waking up.
Bit
7654
3
210
+0x00
–
SMODE[2:0]
SEN
Read/Write
R
R/W
Initial Value
0
SMODE[2:0]
Group configuration
Description
000
IDLE
Idle mode
001
–
Reserved
010
PDOWN
Power-down mode
011
PSAVE
Power-save mode
100
–
Reserved
101
–
Reserved
110
STDBY
Standby mode
111
ESTDBY
Extended standby mode